CyberResearch CYDIO 96P Instrukcja Użytkownika

Przeglądaj online lub pobierz Instrukcja Użytkownika dla Nie CyberResearch CYDIO 96P. CyberResearch CYDIO 96P User`s manual [en] Instrukcja obsługi

  • Pobierz
  • Dodaj do moich podręczników
  • Drukuj
  • Strona
    / 39
  • Spis treści
  • BOOKMARKI
  • Oceniono. / 5. Na podstawie oceny klientów
Przeglądanie stron 0
USER’S MANUAL
VER. 2 • NOV 2000
&
No part of this manual may be reproduced without permission.
CyberResearch
®
, Inc.
www.cyberresearch.com
25 Business Park Dr., Branford, CT 06405 USA
203-483-8815 (9am to 5pm EST) FAX: 203-483-9024
Digital I/O
CYDIO 96P
Multi-Channel Digital I/O Board
96-Channel, TTL-Level PCI Board
with 100-Pin Connection
®
Przeglądanie stron 0
1 2 3 4 5 6 ... 38 39

Podsumowanie treści

Strona 1 - CYDIO 96P

USER’S MANUALVER. 2 • NOV 2000&No part of this manual may be reproduced without permission.CyberResearch®, Inc.www.cyberresearch.com25 Busines

Strona 2

This page is blank.

Strona 3 - • NOTICE •

3.1CABLES AND SCREW TERMINAL BOARDSThe board has a 100-pin, high-density Robinson-Nugent male connector (Figure 3-1).A CBL 100xx cable is used to spli

Strona 4

3.2CONNECTOR DIAGRAMThe CyDIO 96P I/O connector is a 100-pin type connector accessible from the rear ofthe PC at the expansion backplate See Figure 3-

Strona 5

Figure 3-2. Cable CBL 100xx Configuration5SIGNAL CONDITIONING OR50-PIN SCREW TERMINAL BOARDSIGNALCONDITIONING or 50-PIN SCREWTERMINAL BOARD.CBL 100xx

Strona 6

Figure 3-3. Pin Translation - Pins 51 to 100 DI/O Signals61PortA7DPortA6D23PortA5DPortA4D45PortA3DPortA2D67PortA1DPortA0D89PortB7DPortB6D1011PortB5DPo

Strona 7 - 1INTRODUCTION

3.3SIGNAL CONNECTION CONSIDERATIONSAll the digital inputs on the CyDIO 96P are 8255 CMOS TTL. The CyDIO 96P output signals are 8255 CMOS. CyberRese

Strona 8

3.4CYERB 24 & CYSSR 24 CONNECTIONSCyDIO 96P boards provide digital I/O in two major groups of 48 bits each (96 total,but each side of the CBL 100x

Strona 9 - 2INSTALLATION

4SOFTWAREWe highly recommend that users take advantage of our Universal Library package'seasy-to-use programming interfaces. However, if you are

Strona 11 - 3 I/O Connections

5 REGISTER MAPSThe PCI Controller, a PLX-9052, has four configuration, control, and status registers(Table 5-1). They are described in the following s

Strona 13

INTE Interrupt enable (local):0 = disabled, 1 = enabled (default)INTPOL Interrupt polarity: 0 = active low (default), 1 = active highINT Interrupt st

Strona 14 - Pins 51- 100 of 100-Pin Conn

5.4 BADR3BADR3 is an 8-bit data bus for reading, writing and control of the individual 82C55chips and the 82C54. Refer to Table 5-2 for register offs

Strona 15

GROUP 0, PORT B DATA BADR3 + 1READ/WRITED0D1D2D3D4D5D6D701234567GROUP 0, PORT C DATABADR3 + 2READ/WRITECL1CL2CL3CL4CH1CH2CH3CH4C1C2C3C4C5C6C7C80123456

Strona 16

Table 5-3. DIO Port Configurations/Per GroupININININ1559B1111OUTINININ1549A0111ININOUTIN153991011OUTINOUTIN152980011INOUTININ147931101OUTOUTININ146920

Strona 17 - 4SOFTWARE

GROUP 1 CONFIGUREBADR3 + 7READ/WRITECLBM1CHAM2M3MS012345675.4.3 Group 2 8255 Configuration & DataGROUP 2, PORT A DATABADR3 + 8READ/WRITED0D1D2D3D4

Strona 18

GROUP 3, PORT B DATA BADR3 + D hexREAD/WRITED0D1D2D3D4D5D6D701234567GROUP 3, PORT C DATABADR3 + E hexREAD/WRITECL1CL2CL3CL4CH1CH2CH3CH4C1C2C3C4C5C6C7C

Strona 19 - INTEINTPOLINTXXXPCINTX

COUNTER CONFIGURATIONBADR3 + 13 hexREAD/WRITED0D1D2D3D4D5D6D701234567This register is used to set the operating modes of each of the 82C54’s counters.

Strona 20 - 5.3 BADR2

5.4.7 Counter Interrupt Source ConfigureBADR3 + 15 hexREAD/WRITECTR1CTRIRINTENXXXXX01234567INTEN Enables or disabled interrupts. 1 = enabled, 0 = di

Strona 21 - 5.4 BADR3

This page is blank.

Strona 22

6 SPECIFICATIONSPower Consumption150 mA max +5VDigital Input / OutputUser installed. Dual footprint allows pull-up or pull-down configurationPull-Up/

Strona 23

©Copyright 2003All Rights Reserved. November 2000The information in this document is subject to change without prior notice in orderto improve reliabi

Strona 24

InterruptsThe interrupt control registers function with the four 82C55 devices and the82C54 counter timer to provide interrupt sources.1. 82C55 in Mod

Strona 25

7 ELECTRONICS AND INTERFACINGThis brief introduction to the electronics most often needed by digital I/O board userscovers a few key concepts.IMPORTAN

Strona 26

If the board is in output mode, the board has enough power to override thepull-up/down resistor's high signal and drive the line to 0 volts. If

Strona 27

The most convenient way to use solid state relays and a CyDIO 96P board is to use aSolid State Relay Rack. An SSR Rack is a circuit board with input

Strona 28

For a given attenuation, pick a handyresistor and call it R2, then use thisformula to calculate R1.R1=(A-1)*R2with a full scale range of 0 to 5 volts,

Strona 29 - Counter Section

EC Declaration of ConformityWe, the manufacturer, declare under sole responsibility that theproduct:DescriptionPart NumberDigital I/O boardCyDIO 96P t

Strona 31 - 7 ELECTRONICS AND INTERFACING

Product ServiceDiagnosis and DebugCyberResearch, Inc. maintains technical support lines staffed by experiencedApplications Engineers and Technicians.

Strona 32 - 7.2TTL TO SOLID STATE RELAYS

Warranty NoticeCyberResearch, Inc. warrants that this equipment as furnished will be free fromdefects in material and workmanship for a period of one

Strona 35

TABLE OF CONTENTS237.3 VOLTAGE DIVIDERS...227.2 TTL TO SOLID STATE RELAYS...217.1 PULL UP &am

Strona 36 - For Your Notes

This page is blank.

Strona 37 - Diagnosis and Debug

1INTRODUCTIONThe CyDIO 96P is a 96-bit line digital I/O board. The board provides the 96 bits infour 24-bit groups. Each group provides an 8-bit port

Strona 38 - Warranty Notice

This page is blank.

Strona 39

2INSTALLATIONThe CyDIO 96P boards are completely plug-and-play. There are no switches orjumpers on the board. All board addresses are set by your comp

Komentarze do niniejszej Instrukcji

Brak uwag